Senior Asic Design Engineer – Rtl, Synthesis & Ai/Hpc Socs - C$140,000 - C$190,000 A Year

Seeking a Senior ASIC Design Engineer in Toronto with 8+ years of experience to translate requirements into architecture specifications and design complex RTL logic using Verilog and System Verilog.