Senior Design Verification Engineer

Cadence · Mumbai, Maharashtra, India

Location
Mumbai
Job Type
Full-time
Posted
June 05, 2026

Job Description

Job Title:

Principal Software Engineer – VIP (Verification IP)
Location:

Noida
Experience:

7-10 yrs
Job Summary
We are looking for a

Principal Engineer for our Verification IP (VIP) team

to design and develop high-quality VIP solutions for next-generation high-speed protocols. The role involves working on

architecture, development, and validation of protocol-compliant VIPs.
Key Responsibilities
Architect, design, and develop

Verification IP (VIP)

for industry-standard protocols.
Lead development of

VIP

using

SystemVerilog/UVM methodologies
Define verification strategies, test plans, and coverage models
Drive

protocol compliance, debugging, and performance optimization
Mentor junior engineers and provide technical leadership
Work on

customer issues, feature enhancements, and next-gen protocol adoption
Required Skills & Experience
Str...

Ready to Apply?

Submit your application for Senior Design Verification Engineer at Cadence

Apply Now