System Verilog Verification Engineer

Hi,

Role and Responsibilities: Power DV Skill Requirements: Good knowledge on SV/UVM Hands-on on SoC Verification AMBA protocol knowledge Power/PMU verification Good debugger skills

Good to have: All of the above Experience: 3 to 5 years

Please share your resume to [email protected]

Regards,

Jaya